38
views
0
recommends
+1 Recommend
0 collections
    0
    shares
      • Record: found
      • Abstract: not found
      • Book Chapter: not found
      Leveraging Applications of Formal Methods, Verification and Validation. Verification 

      Synthesizing Subtle Bugs with Known Witnesses

      other
      ,
      Springer International Publishing

      Read this book at

      Buy book Bookmark
          There is no author summary for this book yet. Authors can add summaries to their books on ScienceOpen to make them more accessible to a non-specialist audience.

          Related collections

          Most cited references25

          • Record: found
          • Abstract: not found
          • Conference Proceedings: not found

          On the synthesis of a reactive module

            Bookmark
            • Record: found
            • Abstract: not found
            • Article: not found

            Finding All the Elementary Circuits of a Directed Graph

              Bookmark
              • Record: found
              • Abstract: not found
              • Article: not found

              A method for synthesizing sequential circuits

                Bookmark

                Author and book information

                Book Chapter
                2018
                October 30 2018
                : 235-257
                10.1007/978-3-030-03421-4_16
                92291bae-90eb-4cfc-80d6-0fa1b9363a85
                History

                Comments

                Comment on this book

                Book chapters

                Similar content3,614

                Cited by2